Circuits Moving To "PROBLEM" Status When Doing 'Assignment Cancel' In DLRD task.
(Doc ID 946552.1)
Last updated on DECEMBER 03, 2019
Applies to:Oracle Communications MetaSolv Solution - Version 6.0.15 and later
Information in this document applies to any platform.
When an order that has both parent and child circuits(eg: DS3, DS1,DS0 etc) on it, is supp cancelled, then during Assignment Cancel process, the circuits move to "PROBLEM" status in MSS.
To view full details, sign in with your My Oracle Support account.
Don't have a My Oracle Support account? Click to get started!
In this Document