Why are CPUs handling interrupts though they have been set to "no-intr" with psradm(1M) (Doc ID 2155378.1)

Last updated on JULY 07, 2023

Applies to:

Solaris Operating System - Version 11.3 and later
Information in this document applies to any platform.

After setting several CPUs to "no-intr" with psradm(1M) we can still see that the CPUs handle interrupts (e.g. in mpstat(1)). Why?

	To view full details, sign in with your My Oracle Support account.
	Don't have a My Oracle Support account? Click to get started!

In this Document

Goal

My Oracle Support provides customers with access to over a million knowledge articles and a vibrant support community of peers and Oracle experts.