Ckt Eng Unable To Represent ‘change’ To An EVC (schematic Design Does Not Represent Change To Path (Doc ID 1983950.1)

Last updated on MARCH 23, 2021

Applies to:

Goal

MSS 6.2.1  | Connection Design

**************************

Circuit Engineers are unable to represent ‘change’ to an EVC (Virtual Circuit) on the Schematic Design. Changes are not represented like it does with the Design Lines or Issues – it’s always current state only. This is creating and issue with relaying to the the change to the Field/Installation Techs.

Description of Issues:
When you are changing a virtual circuit, the system does not show the old information in disconnected status alongside the new information in Schematic Design. We do have that now on CLRs however the GLR does not. This would be applicable to either a change order or a disco order. different line types - the requirement is to see the "old" vs the "new" or have some sort of "delta report" to easily identify what changes are necessary. Would like the ability to retain the "D lines" just as you can in DLR today as well as ask the user to remove "D lines" when schematic is opened and it contains these Disconnected assignments

Expected Behaviour

1. This is available now on CLRs however for the GLR it does not.
2. This would be applicable to either a change order or a disco order.
3. Different line types - the requirement is to see the "old" vs the "new" or have some sort of "delta report" to easily identify what changes are necessary.
4. Would like the ability to retain the "D lines" just as you can in DLR today as well as ask the user to remove "D lines" when schematic is opened
and it contains these Disconnected assignments.

Solution

My Oracle Support provides customers with access to over a million knowledge articles and a vibrant support community of peers and Oracle experts.