MSS 6.3.0 -Scrambled CLR/DLR Design Lines
(Doc ID 2633579.1)
Last updated on FEBRUARY 04, 2020
Applies to:Oracle Communications MetaSolv Solution - Version 6.3.0 and later
Information in this document applies to any platform.
MSS 22.214.171.1242 Connection Design Lines
Muitple circuits showing in a scrambled CLR condition.
The circuit design lines should not get scrambled .
1-Open the Connection design of a circuit on which some design changes have been done .
2-We see scramabled design lines on it or on its child circuit's design.
This is not happening for all circuits but happening consistently for various types of circuits .
The work around is it remove the scrambled design block and add it back to the design.
To view full details, sign in with your My Oracle Support account.
Don't have a My Oracle Support account? Click to get started!
In this Document